You currently sample the address in one cycle, then drive the data in the next cycle using sequential logic. You need data to be a combinational decode of your address.
Change:
always @(posedge clk)to:
always @*But, then there is no need for the clk input to input_ram.
ليست هناك تعليقات:
إرسال تعليق